

1 way, and supplies data from circuit 108 to circuit 102. Thus,  
2 reformatting circuitry 104 is similar to circuitry 55, but supplies data  
3 in the opposite direction.

4  
5 **In the Abstract**

6 Replace the abstract with the following:

7 C2 A technique to reduce worst-case power drawn by a circuit.  
8 The technique utilizes one or more first XOR circuits that receive  
9 one or more data signals in a first format and provide them to one or  
10 more second XOR circuits in a second format. The second XOR  
11 circuits provide data signal outputs in the first format. The XOR  
12 circuits are clocked by signals other than the data signals.

13  
14 **In the Claims**

15 Please replace the pending claims with those set forth below, in which  
16 claims 8, 9, 15, 22, 24, 25, 33, 35, 39-43, are amended and claims 27, 28, and 37  
17 are canceled. Claims 1-7 and 38 were previously canceled. Marked up versions  
18 of the amended claims are attached to this document.

19  
20 C3 8. (Once Amended) An apparatus comprising:  
21 a first XOR circuit having a first input to receive first data in a first format,  
22 a second input to receive a periodic signal other than the first data; and an output  
23 to provide the first data in a second format; and  
24  
25

1 a second XOR circuit having a first input coupled to the output of the first  
2 XOR circuit, a second input coupled to receive the periodic signal other than the  
3 first data, and an output to provide the first data in the first format.

4  
5 **9. (Once Amended)** The apparatus of claim 8, further comprising a  
6 memory for storing the first data in the second format.

7  
8 **10.** The apparatus of claim 9, wherein the periodic signal comprises an  
9 address signal for addressing the memory.

10  
11 **11.** The apparatus of claim 10, wherein the address signal is generated  
12 by a burst counter.

13  
14 **12.** The apparatus of claim 8, further comprising:  
15 a plurality of memories for storing the first data in the second format;  
16 a burst counter for generating addresses for storing the first data in the first  
17 format, wherein the periodic signal is derived from the addresses, wherein the first  
18 XOR circuit, the second XOR circuit, and the burst counter reside on a buffer  
19 chip.

20  
21 **13.** The apparatus of claim 8, wherein the second format is different  
22 from the first format.

23  
24 **14.** The apparatus of claim 8, further comprising:  
25

1 a first buffer coupled to the output of the first XOR circuit and to the first  
2 input of the second XOR circuit;

3 a second buffer coupled to the output of the second XOR circuit.  
4

5 **15. (Once Amended)** An apparatus comprising:

6 a first circuit having a plurality of terminals;

7 a first plurality of XOR circuits each having a first input coupled to one of  
8 the plurality of terminals, a second input coupled to receive a first periodic signal,  
9 and an output; and

10 a second circuit having a first plurality of terminals each coupled to an  
11 output of one of the first plurality of XOR circuits, and a second plurality of  
12 terminals, wherein a number of the first plurality of terminals is different than a  
13 number of second plurality of terminals.  
14

15 **16.** The apparatus of claim 15, wherein the second circuit comprises a  
16 serializer.  
17

18 **17.** The apparatus of claim 16, wherein the serializer circuit comprises a  
19 shift register.  
20

21 **18.** The apparatus of claim 15, further comprising:

22 a second plurality of XOR circuits each having a first input coupled to one  
23 of the first plurality of terminals of the second circuit, a second input coupled to  
24 receive the first periodic signal, and an output coupled to one of the plurality of  
25 terminals of the first circuit.

1  
2       19. The apparatus of claim 18, wherein the second circuit comprises a  
3 deserializer.

4  
5       20. The apparatus of claim 19, wherein the deserializer circuit comprises  
6 a shift register.

cent.  
C37  
8       21. The apparatus of claim 18 further comprising:  
9 a second plurality of XOR circuits each having a first input coupled to one  
10 of the second plurality of terminals of the second circuit, a second input coupled to  
11 a second periodic signal, and an output.

12  
13       22. **(Once Amended)** The apparatus of claim 21, wherein the first inputs  
14 of the first plurality of XOR circuits are each coupled to the first circuit to receive  
15 (first data) in a first format at a first data rate of the first periodic signal, and the  
16 outputs of the first plurality of XOR circuits are structured to provide the first data  
17 in a second format to the second circuit, and wherein the first inputs of the second  
18 plurality of XOR circuits are each coupled to the second circuit to receive the first  
19 data in the second format at a second data rate of the second periodic signal, and  
20 the outputs of the second plurality of XOR circuits are structured to output the first  
21 data in a third format.

22  
23       23. The apparatus of claim 22, wherein the first data rate of the first  
24 periodic signal is an integer multiple of the second data rate of the second periodic  
25 signal.

1  
2       **24. (Once Amended)** The apparatus of claim 22, wherein the first  
3 circuit comprises a memory for storing the first data, and wherein the first periodic  
4 signal comprises a first address signal for addressing the memory, and the second  
5 periodic comprises a second address signal for addressing the memory.

6  
7       **25. (Once Amended)** A system comprising:  
8       a first device comprising:  
9           a first circuit;  
10          a first plurality of XOR circuits having first inputs coupled to receive  
11 first data from the first circuit, second inputs each coupled to receive a bit of a first  
12 predetermined number, and outputs; and  
13       a second device comprising:  
14          a second plurality of XOR circuits having first inputs coupled to the  
15 outputs of the first plurality of XOR circuits, and second inputs coupled to receive  
16 one bit of the first predetermined number.

17  
18       **26.** The system of claim 25 wherein the first device further comprises:  
19       a second circuit for storing the first predetermined number; and  
20       a second device comprising:  
21          a second plurality of exclusive-OR (XOR) circuits having first inputs  
22 coupled to the outputs of (the plurality of XOR circuits,) and second inputs  
23 coupled to receive one bit of the first predetermined number  
24  
25

1           29. The system of claim 25, wherein the first predetermined number  
2 comprises only one bit.

3  
4           30. The system of claim 25, wherein:  
5 the second device further comprises a third plurality of XOR circuits  
6 having first inputs to receive (second data,) second inputs each coupled to receive a  
7 bit of a second predetermined number, and outputs; and

8 the first device further comprises a fourth plurality of XOR circuits having  
9 first inputs coupled to the outputs of the third plurality of XOR circuits, second  
10 inputs each coupled to receive a bit of the second predetermined number, and  
11 outputs coupled to the first circuit.

12  
13           31. The system of claim 30, wherein the first predetermined number and  
14 the second predetermined number are the same number.

15  
16           32. The system of claim 30, wherein the second predetermined number  
17 is only one bit.

18  
19           33. (Once Amended) An apparatus comprising:  
20 a first circuit;  
21 a first plurality of XOR circuits having first inputs coupled to receive first  
22 data from the first circuit, second inputs each coupled to receive a bit of a  
23 predetermined number; and  
24 a second circuit providing the first predetermined number to the first  
25 plurality of XOR circuits.

1  
2       **34.**    The apparatus of claim 33, further comprising:  
3       a second plurality of XOR circuits having first inputs coupled to outputs of  
4       the first plurality of XOR circuits, second inputs coupled to the predetermined  
5       number, and outputs coupled to the first circuit.

6  
7       **35. (Once Amended)** The apparatus of claim 33, wherein the  
8       predetermined number is only one bit.

9  
10       **36.**    The apparatus of claim 33, wherein the second circuit comprises a  
11       pseudo-random number generator.

12  
13       **39. (Once Amended)** A method of accessing a memory device  
14       comprising:

15       writing data to the memory device via a first XOR gate clocked by a  
16       periodic signal other than the data.

17  
18       **40. (Once Amended)** A method of accessing a memory device  
19       comprising:

20       writing data to the memory device via first XOR circuit clocked by a  
21       periodic signal other than the data; and

22       reading the data from the memory device via a second XOR circuit clocked  
23       by the periodic signal.

1           **41. (Once Amended)** A method of accessing a memory device  
2 comprising:

3           providing first data to a bus interface of the memory device in a first format  
4 and at a first data rate;

5           reformatting the first data to a second format in response to an address  
6 signal, the second format having a second data rate different than the first data  
7 rate; and

8           storing the first data in the memory device in the second format.

9  
10 *amt. C3* **42. (Once Amended)** The method of claim 41, wherein the step of  
11 storing the first data comprises storing uncomplemented first data at even  
12 addresses, and storing complemented first data at odd addresses of the memory  
13 device.

14  
15 **43. (Once Amended)** The method of claim 41, further comprising:  
16 reformatting the stored first data into the first format; and  
17 outputting the first data in the first format from the bus interface.

18  
19 **44.** A memory device for interfacing with a data bus and an address bus,  
20 the memory device comprising:

21           a reformatting circuit receiving data in a first format at a first data rate from  
22 the data bus, and reformatting the data to a second format in response to an  
23 address signal on the address bus that alternates the first data rate, the reformatted  
24 data having a second data rate that is different than the first data rate; and  
25

1 a memory circuit coupled to the reformatting circuit and storing the  
2 reformatted data.

3  
4 **45.** The memory device of claim 44, wherein the reformatting circuit  
5 comprises an exclusive-OR gate having a first input coupled to the data bus, a  
6 second input coupled to the address signal, and an output coupled to the memory  
7 circuit.

8  
9 *Cont 3* **46.** The memory circuit of claim 44, wherein the reformatting circuit  
10 reformats the reformatted data in response to the address signal to regenerate the  
11 data having the first format and the first data rate.

12  
13 **47.** The memory circuit of claim 46, wherein the reformatting circuit  
14 comprises an exclusive-OR (XOR) gate having a first input coupled to the  
15 memory circuit, a second input coupled to the address signal, and an output  
16 coupled to the data bus.